



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

10/588,103

07/31/2006

Mineo Miura

AI 420NP

4037

23995

7590

09/29/2008

RABIN & Berdo, PC

1101 14TH STREET, NW

SUITE 500

WASHINGTON, DC 20005

EXAMINER

YEUNG LOPEZ, FEIFEI

ART UNIT

PAPER NUMBER

2826

MAIL DATE

DELIVERY MODE

09/29/2008

PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Office Action Summary	Application No. 10/588,103	Applicant(s) MIURA, MINEO	
	Examiner FEI FEI YEUNG LOPEZ	Art Unit 2826	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 14 July 2008.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1,3 and 5-7 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1,3 and 5-7 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____ |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| Paper No(s)/Mail Date <u>6/11/08</u> . | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

2. Claims 1 and 6 are rejected under 35 U.S.C. 102(b) as being anticipated by Ryu (PG Pub 2004/0119076 A1).

3. Regarding claim 1, Ryu teaches a semiconductor device of a double diffused MOS structure employing a silicon carbide semiconductor substrate, the device comprising: a silicon carbide semiconductor epitaxial layer (layer 26 in fig. 5D) provided on a surface of the silicon carbide semiconductor substrate (layer 10) and having a first conductivity (n type) which is the same conductivity as the silicon carbide semiconductor substrate; and an impurity region (layer 20) formed by doping a surface portion of the silicon carbide semiconductor epitaxial layer with an impurity of a second conductivity (p type), the impurity region having a profile such that a near surface thereof has a relatively low second-conductivity impurity concentration and a deep portion thereof has a relatively high second-conductivity impurity concentration (retrograde profile, see paragraph [0044]); wherein a second-conductivity impurity concentration (concentration of $10^{16}/\text{cm}^3$ see paragraph [0044]) in an outermost surface portion of the impurity region is controlled to be lower than a first-conductivity impurity concentration ($5 \times 10^{17}/\text{cm}^3$ see paragraph [0041]) in the silicon carbide semiconductor

Art Unit: 2826

epitomical layer. Note that it would have been obvious to one of ordinary skill in the art at the time of the invention to try all possible relative dopant levels of layers 20 and 26. Since Ryu discloses a possibility that the dopant level of layer 20 (a second-conductivity impurity concentration of $10^{16}/\text{cm}^3$ see paragraph [0044]) in an outermost surface portion of the impurity region can be lower than layer 26 (a first-conductivity impurity concentration of $5 \times 10^{17}/\text{cm}^3$ see paragraph [0041]), it would have been obvious to one skilled in the art to try. "When there is a design need or market pressure to solve a problem and there are a finite number of identified, predictable solutions, a person of ordinary skill has good reason to pursue the known options within his or her technical grasp." *KSR International Co. v. Teleflex Inc.*, 127 S.Ct. 1727 (2007).




Figure 5D

4. Regarding claim 6, Ryu teaches the semiconductor device of claim 1, further comprising a further impurity region (n+ layer 24 in fig. 4C) by doping a surface portion of the impurity region (layer 20) of the second conductivity with an impurity of the first conductivity, and wherein a channel region (in layer 26 between layers 24) having the first conductivity (n type) is formed in the outmost surface portion between the epitaxial layer (layer 26) and the further impurity region (layer 24) of the first conductivity.

Claim Rejections - 35 USC § 103

5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

Art Unit: 2826

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

6. The factual inquiries set forth in *Graham v. John Deere Co.*, 383 U.S. 1, 148

USPQ 459 (1966), that are applied for establishing a background for determining

obviousness under 35 U.S.C. 103(a) are summarized as follows:

1. Determining the scope and contents of the prior art.
2. Ascertaining the differences between the prior art and the claims at issue.
3. Resolving the level of ordinary skill in the pertinent art.
4. Considering objective evidence present in the application indicating obviousness or nonobviousness.

7. Claims 3,5,7 are rejected under 35 U.S.C. 103(a) as being unpatentable over

Ryu (PG Pub 2004/0119076 A1) in view of Huang (US Patent 6,373,102 B1) and

Pavlidis et al (US Patent 4,827,319).

8. Regarding claim 3, Ryu teaches a semiconductor device manufacturing method for manufacturing a semiconductor device of a double diffused MOS structure employing a silicon carbide semiconductor substrate, the method comprising steps of: forming a silicon carbide semiconductor epitaxial layer (layer 26 in fig. 5D) having a first conductivity (n type) on a surface of the silicon carbide semiconductor substrate (layer 12), the first conductivity being the same conductivity as the silicon carbide semiconductor substrate; and doping a surface portion of the silicon carbide semiconductor epitaxial layer with an impurity of a second conductivity to form an impurity region (layer 20) having a profile such that a near surface thereof has a relatively low second-conductivity impurity concentration and a deep portion thereof has a relatively high second-conductivity impurity concentration (retrograde profile, see

Art Unit: 2826

paragraph [0044]). However, Ryu does not teach that the surface portion of the silicon carbide semiconductor epitaxial layer is doped with the impurity of the second conductivity by single-step ion implantation in the impurity region forming step, the single-step ion implantation being performed with a single constant level of implantation energy. Huang teaches a layer doped by single-step ion implantation for the benefit of saving costs (column 1, lines 48-50). Thus, it would have been obvious to one of ordinary skill in the art at the time of the invention to dope the surface portion of the silicon carbide semiconductor epitaxial layer with the impurity of the second conductivity by single-step ion implantation in the impurity region forming step for the benefit of saving costs. Also, Pavlidis teaches ion implantation being performed with a single constant level of implantation energy (column 3, lines 52-60) for the benefit of creating a transition of doping level. Thus, it would have been obvious to one of ordinary skill in the art at the time of the invention to perform the single-step ion implantation with a single constant level of implantation energy for the benefit of creating a transition of doping level.

9. Regarding claim 5, Ryu teaches the semiconductor device manufacturing method as set forth in claim 3, wherein the impurity region (layer 20 in fig. 5D) is formed as having a profile such that a second-conductivity impurity concentration (p type impurity of $10^{16}/\text{cm}^3$ see paragraph [0044]) in an outermost surface portion thereof is lower than a first-conductivity impurity concentration ($5 \times 10^{17}/\text{cm}^3$ see paragraph [0041]) in the silicon carbide semiconductor epitaxial layer in the impurity region forming step.

Art Unit: 2826

10. Regarding claim 7, Ryu teaches the method of claim 3, wherein a first-conductivity impurity concentration (n+ layer 24 in fig. 5D) in the epitaxial layer is higher than a second-conductivity impurity concentration (p+ layer 22) in an outermost surface portion of the impurity region, so as to form a channel region (between layers 24 in layer 26) having the first conductivity in the outermost surface portion of the impurity region. Note that Ryu teaches the ranges of dopant level for layers 22 and 24 to be $5 \times 10^{18} \text{ cm}^{-3}$ to 10^{21} cm^{-3} (see paragraph [0045]). It would have been obvious to try all possible relative dopant levels of layers 22 and 24 to result in a first-conductivity impurity concentration in the epitaxial layer is higher than a second-conductivity impurity concentration. "When there is a design need or market pressure to solve a problem and there are a finite number of identified, predictable solutions, a person of ordinary skill has good reason to pursue the known options within his or her technical grasp." *KSR International Co. v. Teleflex Inc.*, 127 S.Ct. 1727 (2007).

Response to Arguments

11. Applicant's arguments with respect to claims 1,3,5-7 have been considered but are moot in view of the new ground(s) of rejection.

Conclusion

12. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within

Art Unit: 2826

TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

13. Any inquiry concerning this communication or earlier communications from the examiner should be directed to FEI FEI YEUNG LOPEZ whose telephone number is (571)270-1882. The examiner can normally be reached on 7:30am-5:00pm Monday to Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Sue Purvis can be reached on 571-272-1236. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2826

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Leonardo Andújar/
Primary Examiner, Art Unit 2826

FYL /Feifei Yeung-Lopez/
Examiner, Art Unit 2826